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Abstract— Resistive switching devices - memristors - present a tunable, incremental switching behavior. Tuning their state 
accurately, repeatedly and in a wide range, makes memristors well-suited for multi-level (ML) resistive memory cells and analog 
computing applications. In this brief, the tuning approach based on a memristor-resistor voltage divider (VD) is validated here 
experimentally using commercial memristors from Knowm Inc. and a custom circuit. Rapid and controllable multi-state SET tuning is 
shown with an appreciable range of different resistance values obtained as a function of the amplitude of the applied voltage pulse. The 
efficiency of the VD is finally compared against an adaptive pulse-based tuning protocol, in terms of circuit overhead, tuning precision, 
tuning time, and energy consumption, qualifying as a simple hardware solution for fast, reliable, and energy-efficient ML resistance 
tuning. 
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I. INTRODUCTION 
VER since 2008 and the first demonstration of the TiO2- based device by Hewlett-Packard Laboratories (HP Labs) 
[1] , both academia and industry turned their attention to the emerging technology of resistive switching devices, i.e. 
nanoscale, nonvolatile, two-terminal devices whose resistance changes depending on the applied input. Such devices are 
generally referred to as memristors or memristive devices, owing to the corresponding theory of the fourth fundamental 
circuit element postulated by L. Chua [2], and its connection with practice via the HP Labs´ invention in 2008 [1]. 
Some memristors that have been reported switch rapidly and in a binary fashion between a low and a high resistance, 
while others can have their resistance controlled in an analog manner [3]. Such unique incremental state tuning ability, 
combined with other prominent performance and technological features such as small integration area and post- CMOS 
processing compatibility, have given rise to several potential applications of memristors [4], [5]. Nevertheless, the switching 
variability —both from device to device but mainly for the same device upon cycling— is still an ongoing research topic. 
The final achieved resistance is generally a function of the applied pulse polarity, amplitude, and duration. However, owing to 
variability and the stochastic nature of internal resistive switching phenomena [6], it is difficult to drive the device accurately 
and repeatedly to a specific desired state just by applying a single well-calculated pulse. Thus, several strategies/circuits 
and different adaptive pulsing protocols/algorithms have been proposed in the literature to improve the controllability of 
multi-level (ML) resistive states [7]-[11] and enable single-cell ML resistive storage systems. 
The main drawbacks of most such tuning approaches are associated to the long time required until the desired state can 
be reached and/or the necessary hardware (HW) for external processing of the pulsing properties, comparators for real-time 
state-monitoring, etc. Another way the memristors can be programmed is through the use of a series access transistor 
that allows variable state programming through compliance current limiting [12]. 
However, a novel concept published in [13] proposed exploiting the incremental threshold-type switching behavior of 
memristors (i.e. the fact that change-rate is significant only above a voltage threshold) in a memristor-resistor voltage 
divider (VD) configuration [see Fig. 1(a)] for rapid and accurate multi-state tuning. This was not the first time that the VD 
concept was visited in the literature. Jo et al. [14] observed ML switching in nanoscale a-Si devices by applying the exact 
same pulse but with a different series resistor. Kim et al. [15] demonstrated a self-limited switching property achieved via a 
series resistor (and an additional threshold switch) integrated in the same memory cell. In both [14] and [15], the devices 
were overdriven by large voltages to have sufficient voltage (higher than a threshold) to trigger the switching but minimize 
any excess voltage that could harm the device. Indeed, the series resistor is an excellent “excess voltage absorber” as it 
prevents from overstressing and thus improves device endurance [16]. Some more recent works also studied the VD impact 
in bidirectional tuning circuits with a FET transistor as resistive element [17]. 
  
 
Fig. 1. (a) Circuit schematic of the memristor-resistor voltage divider. (b) Plot of (1) showing the required Vin amplitude for a range of desired final resistance Rm. 
From bottom (dark blue line) to top (dark red line) we simulate (1) for different RS values between 2kΩ and 20kΩ using VSET=0.45V and Rm ∈ [0.1, 5]kΩ. (c) 
Shape of the applied input voltage (Vin) for RESET and SET processes. For RESET, a negative triangular pulse was applied immediately followed by a small 
positive pulse for initialization purposes. The SET pulse rise time was 0.25ms. 
So, convinced about its utility and ease of use, in the work reported in this brief we build upon the theoretical analysis 
presented in [13] and demonstrate an experimental verification of the VD approach for accurate SET resistance tuning of 
memristors. The sensitivity of the VD approach to the VSET threshold variability was investigated and an appreciable range of 
different average resistance values was observed, as a function of the applied Vin voltage, in agreement with the 
simulation-based analysis in [13]. The efficiency of the VD tuning approach was finally compared with an adaptive pulse- 
based accurate tuning protocol [11] in terms of: (i) circuit complexity/overhead, (ii) tuning precision, (iii) tuning time, and 
(iv) energy consumption. The experimental results confirm the potential of the VD approach to be used for fast and reliable 
ML SET tuning, using simple and cheap HW. 
 
II. MEMRISTOR-RESISTOR VOLTAGE DIVIDER: TOPOLOGY 
which determines the SET (ROFF→RON) transition. Rm is initially RESET in a high resistive state (ROFF) by applying a 
negative triangular pulse with a fixed negative limit. RESET is a self-reinforced process in this circuit since the higher the Rm 
gets, the larger Vm becomes, which could cause stack-at-OFF faults [21]. So a triangular pulse was preferred instead of a 
rectangular pulse to reduce the time during which the device has a large voltage drop [see Fig. 1(c)]. For the SET process to 
work, by selecting RS<ROFF it should be Vin≫VSET so that Vm>VSET to trigger the SET switching. As Rm decreases, so 
does Vm owing to the redistribution of the applied voltage on the two resistive elements induced by the VD effect, until it 
becomes Vm=VSET, which is when the SET process is self- interrupted. At this moment, assuming Vm=VSET, using the 
Kirchhoff’s Current Law (KCL) we can interpret the applied voltage as a function of the target (final) resistance as follows: 
 DESCRIPTION & TARGET DEVICE CHARACTERISTICS □ 1   
 
 
All measurements were carried out in a fully automated 
Vin   f  R m      VSET □ RS     
  □   VSET . 
manner using the digital oscilloscope and function generator of the Digilent Analog Discovery 2 (AD2) instrumentation 
This means that for a target resistance range of interest [R , R ]⊂[R    , R ] and while using a fixed 
R , then 
to AD2. The RS devices used were BS-AF-W discrete self- directed-channel bipolar memristors with tungsten (W) dopant [19], 
developed and commercialized in 16-pin ceramic DIP packages by Knowm Inc. [20]. Such devices operate primarily through 
the electric field-induced generation of metal ions that move through a multilayer chalcogenide material stack. Once the ions 
reach to the lower potential electrode, they are reduced to their metallic form and eventually form a conductive pathway 
that spans the active material layer. 
A. Voltage Divider Basics 
We shortly provide the basics about the memristor-resistor voltage divider (VD) tuning concept [15]. The circuit schematic 
is shown in Fig. 1(a). The circuit consists of a resistor RS in series with a memristor, whose resistance (memristance) is Rm 
∈ [RON, ROFF]. Vin is the voltage applied to the VD. Vm is the instant voltage drop on Rm, which will decrease when it is Vm>0, 
as shown in Fig. 1(a). 
The resistance change-rate of the memristor is much more 
significant above a SET voltage threshold VSET (see Fig. 2), 
∀Rm ∈ [RMIN, RMAX] there is a unique voltage calculated as Vin 
= f(Rm) which will SET the memristor precisely to this Rm (assuming ideally a hard threshold VSET and no variability). 
From (1) it can be figured out that RS affects the shape of f(‧). This is better seen in Fig. 1(b) where we plot (1) for ten 
different RS values. Higher RS values lift up the curve of f(‧) locally changing its shape, but the required Vin range also 
increases. Ideally, the slope of (1) should not be very sharp in the desired Rm range. Depending on the resolution of Vin, i.e. 
on how small the applied voltage change Δv can be, there is a difference in the tuning precision; ΔRm is lower for Rm values 
closer to RON and higher for Rm values near ROFF. 
B. Target Memristor Device Considerations 
For the VD tuning approach to be valid, the target memristor devices should demonstrate incremental threshold- based 
switching behavior. Figure 2 confirms that the commercial bipolar devices used in this study comply with this 
requirement. Specifically, we show the average final resistance as a result of a sequence of 10-ms wide SET pulses of 
gradually increasing amplitude, applied separately to a 
 
 
 
 Fig. 2. Average final resistance Rm as a result of the application of a sequence of 10 consecutive SET pulses of fixed width (10ms) and gradually increasing 
amplitude by 100mV. After every SET pulse [see pulse properties in Fig. 1(c)], a 0.5ms-wide read pulse was applied. Pulse separation was 0.5ms. The 
experiment was repeated 5 times and dots correspond to mean values, whereas vertical lines denote the entire Rm value range for every pulse amplitude. The red 
dashed line is a guide to the eye for the VSET threshold. For this experiment Rs was removed and compliance current ICC = 600uA was applied instead. 
 
Fig. 3. i-v characteristics for a triangular Vin voltage of amplitude 3.5V and frequency 80Hz applied to the memristor-resistor VD. The blue line shows the 
current against Vin, whereas the red line shows the same current against the voltage drop on the memristor Vm. Data correspond to mean values of 50 cycles 
with RS = 10kΩ. Horizontal lines for the red curve indicate the range of voltages when a particular current value was reached while cycling. Inset shows 
enlarged the positive part of the red i-v curve for clarity. 
 
memristor without the series resistor. In-between such pulses, a 0.5ms-wide read pulse was applied to read the memristor 
state. We performed 5 iterations of the experiment, each time after initializing the device to a very similar starting state 
around 6kΩ. By observing the results, we notice a separation (approximately around 500mV) between voltage amplitudes that 
hardly affect the device state and those that have a more immediate impact. In other words, unless the pulse amplitude 
exceeds such threshold, there is almost no significant effect on the device state during the 10-ms duration of each pulse. 
However, resistance switching is highly device/material- dependent with still considerable device-to-device and cycle- to-
cycle variability. For instance, variability in switching thresholds is typically measured in real devices and the devices 
used in our study do not have a hard VSET threshold. 
So, given that VD tuning accuracy is highly dependent on 
 
Fig4. Experimental demonstration of the Rm = f(Vin) range of achieved resistance for each applied input voltage, for a target resistance range Rm ∈ [1, 4]kΩ 
and different Vin values between 2-5V with Rs = 10kΩ. For every Vin the device was RESET above 7kΩ and the tuning process was repeated 50 times. The 
dots (experimental) correspond to mean final Rm values, whereas the vertical lines show the cycle to cycle Rm dispersion and stars (theoretical) indicate 
the expected Rm according to (1) using VSET = 0.55V. The SET process lasted 6ms. The inset shows the mean Rm-t evolution for each applied Vin. 
 
VSET, its variability was tested experimentally. Figure 3 shows results for 50 i-v cycles of the VD configuration. The plot 
shows the measured current against the applied voltage Vin across the series combination of the two devices (blue curve), 
and also against the voltage on the memristor Vm separately. The redistribution of voltage on the two resistive elements 
during the switching process is evident. It can be figured out that a valid VSET value is around 450-550mV (in accordance 
with results in Fig. 2). However, we also show the range of Vm values when a specific current value was reached while 
cycling (horizontal red lines; see inset of Fig. 3 for clarity), indicating the variability in VSET and thus in the overall 
switching behavior. This is important to be considered in the VD tuning approach since it implies variability in the final Rm 
for a specific input Vin; (see Fig. 4). 
 
III. VOLTAGE DIVIDER IN ACTION 
A. Tuning Performance Evaluation 
In Fig. 4 we show experimental results of memristance tuning by applying different Vin values between 2-5V. For 
every Vin value, a triangular RESET pulse was first applied having the same negative limit with the Vin of the last applied 
SET pulse [see pulse properties in Fig. 1(c)], to initialize the device above 7kΩ. The initial ROFF range is not present in (1) 
 
 
 
 
 so it should theoretically not affect the SET tuning result. For each Vin value the tuning was repeated 50 times. The dots in 
Fig. 4 correspond to mean final Rm values for every Vin after 6ms, whereas the vertical lines denote the entire Rm value 
range for the 50 experiments. We arbitrarily assumed the SET process was complete after 6ms, by observing the Rm-t 
evolution in the inset of Fig. 4, in which we also appreciate that for higher Vin (thus higher induced Vm-VSET difference) the 
switching rate dRm/dt at the beginning of the process is faster. 
 
 
Fig. 5. (a) The circuit topology used to implement the adaptive pulse-based tuning protocol. Such transimpedance amplifier [22] used a MIC 7122YMM 
operational amplifier, compatible with the ±5V voltage supply provided by the Digilent AD2, and a feedback resistor Rf = 8.3kΩ to limit the current at Icc = 
600uA. (b) Explanation of the programming pulse properties for SET and RESET while tuning the memristor state. Read (green) pulses were 0.5-ms wide 
and had 0.2V amplitude. Programming SET (blue)/RESET (red) pulses were 1-ms wide and started at 0.2V, gradually increasing their amplitude by 
|0.03V| after every reading. Pulse separation was arbitrarily set at 0.01ms. 
 
Some of the obtained Rm ranges overlap. However, by taking a closer look at Fig. 4 we figure out that: (i) the obtained 
ranges for every Rm are really small, highlighting the very good precision and repeatable results achieved with the VD tuning 
approach besides the variability in the device switching behavior; (ii) for almost the entire range of Vin values, we get a 
very good “almost linear” relation between Rm and Vin, which is generally desirable for ML memory and neuromorphic 
applications. Consequently, even for such a short Rm window, a number of easily separable ML states can be found. For a 
large number of separable ML states, the device can be operated in a wider Rm range by selecting Vin values that result in 
non-overlapping Rm distributions. 
B. Comparison with a Pulse-Based Programming Strategy 
We compared experimentally the efficiency of the VD tuning scheme with that of an adaptive pulse-based accurate 
tuning protocol [11] in terms of the following four metrics: (i) circuit complexity/overhead, (ii) tuning precision, (iii) tuning 
time, and (iv) energy consumption. Such protocol is based on the assumption that with large amplitude programming pulses 
 
 
 
 
 
(a) 
 
(b) 
Fig. 6. Tuning comparison. The plots on the left side show the average memristance evolution with time for 50 experiments carried out for every different 
target level (different colours), and on the right side the distribution of the final achieved state, using (a) the voltage divider and (b) the pulse-based tuning 
 
 
 
 
 protocol [11]. For all distributions the mean µ and standard deviation σ were calculated (% of µ is also shown), along with the average energy consumption 
E. Energy was computed by integrating Vin×Iin over time and in (b) includes the energy used by the op-amp. In the insets, T is tuning time. 
 
we approach a desired Rm faster but at cruder precision, whereas smaller pulses of gradually increasing amplitude are 
preferred for fine tuning. In-between the gradually growing SET/RESET pulses, the device state is checked via a small 
read pulse. The process continues until we reach the target Rm within an acceptable distance which we arbitrarily defined as 
±250Ω. However, if we overshoot the target Rm, the fine tuning starts over with pulses of opposite polarity, as explained 
in Fig. 5(b) for SET and RESET.  
We implemented this protocol using a custom PCB and a transimpedance amplifier [22], as shown in Fig. 5(a). The Vin 
and Vo nodes are 
directly connected to the Digilent AD2. For a known resistor Rf, the current is computed by measuring the output voltage Vo. 
In both cases, tuning started after initializing the device to a high resistive starting point above 7kΩ. For our comparison, four 
separable resistance ranges were selected after using first the VD. In Fig. 6(a) the left part shows the average Rm evolution 
with time for 50 experiments carried out for every Vin. The far right part presents the distribution of the achieved Rm after 5ms. 
The inset presents these results in the following order: applied input voltage, mean final Rm, standard deviation, tuning time 
(which is the same for all cases) and energy consumption. 
Based on the VD tuning results, the same target Rm values were selected for the alternative tuning protocol. The results are 
shown in Fig. 6(b). The plots have the same form to facilitate comparison, presenting on the left side the average 
resistance evolution for 50 tuning experiments carried out for every target Rm, and the final Rm distribution shown on the far 
right side. The inset shows the tuning statistics as mentioned previously for Fig. 6(a). The only difference is that in Fig. 6(b) the 
first column shows the target Rm, which was purposely selected close to the mean final Rm achieved with the VD. With a 
more transparent tone, as a guide to the eye, we show the acceptable precision zones we defined arbitrarily for every target Rm. 
The dots correspond to average Rm read in-between the programming pulses. Stars denote the moment when Rm entered the 
target zone in every one of the 50 experiments. 
By observing Fig. 6(b) we notice that the longer the distance to cover from the initial state to the desired Rm, the earlier 
the stars appear in the target zone. Thus the goal was achieved earlier due to the higher amplitude of the applied pulses 
reached through gradual increment. However, the tuning time sometimes resulted nearly 8× longer than the maximum 
time required by the VD to reach the same target with a very similar precision. Comparing both tuning schemes 
w.r.t. the selected metrics, we observe: (i) the VD is the simplest in terms of HW requirements; (ii) the precision of the pulse-
based protocol is similar to that of the VD, although it could be improved by modifying the programming pulse properties. 
On the contrary, the VD precision is difficult to improve; (iii) the VD tuning time is much shorter compared to that required by 
the pulse-based protocol; (iv) the average energy consumption is very small in the VD. The largest energy observed using 
the VD (7.2μJ) is more than 9× smaller than the smallest energy required by the rival approach (69μJ). The latter includes the 
energy consumed by the op-amp.  
 
IV. CONCLUSIONS 
This brief demonstrated experimentally the validity of the memristor-resistor voltage divider (VD) for memristance 
tuning. The VD outperformed a pulse-based fine tuning protocol in terms of HW simplicity, tuning time and energy 
consumption, while achieving similar tuning precision. So, it qualifies as a simple solution for fast, reliable, and energy- 
efficient ML tuning for ML resistive storage systems. 
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